UCR



Philip Brisk: FPGA Mapping Algorithms


Cully, Switzerland                             Yverdon Les Bains, Switzerland

FPGA Mapping Algorithms

Y. O. M. Moctar, G. G. F. Lemieux, and P. Brisk
Fast and Memory-Efficient Routing Algorithms for FPGAs with Sparse Intra-cluster Routing Crossbars
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
34(12):1928-1941, December, 2015
Paper

B. Miller, F. Vahid, T. Givargis, and P. Brisk
Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
7(4): article #10, January, 2015
Paper

Y. O. M. Moctar and P. Brisk
Parallel FPGA Routing based on the Operator Formulation
51st Design Automation Conference (DAC)
San Francisco, CA, June 1-5, 2014
Paper   Slides

Y. O. M. Moctar, G. G. F. Lemieux, and P. Brisk
Routing Algorithms for FPGAs with Sparse Intra-cluster Routing Crossbars
22nd International Conference on Field Programmable Logic and Applications (FPL)
Oslo, Norway, August 29-31, 2012, pp. 91-98
Paper    Slides

H. Parandeh-Afshar, A. Neogy, P. Brisk, and P. Ienne
Compressor Tree Synthesis on Commercial High-Performance FPGAs
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
4(4): article #39, December, 2011
Paper

H. Parandeh-Afshar, G. Zgheib, P. Brisk, and P. Ienne
Routing Wire Optimization through Generic Synthesis on FPGA Carry Chains
20th International Workshop on Logic and Synthesis (IWLS)
La Jolla, CA, USA, June 3-5, 2011
Paper    Slides

H. Parandeh-Afshar, A. Neogy, P. Brisk, and P. Ienne
Improved Synthesis of Compressor Trees on FPGAs by a Hybrid and Systematic Design Approach
19th International Workshop on Logic and Synthesis (IWLS)
Irvine, CA, USA, June 18-20, 2010, pp. 193-200
Paper    Slides

H. Parandeh-Afshar, P. Brisk, and P. Ienne
Exploiting Fast Carry-Chains of FPGAs for Designing Compressor Trees
Michal Servit Best Paper Award

19th International Conference on Field-Programmable Logic and Applications (FPL)
Prague, Czech Republic, August 31 - September 2, 2009, pp. 242-249
Paper    Slides

H. Parandeh-Afshar, P. Brisk, and P. Ienne
Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming
Design Automation and Test in Europe (DATE)
Munich, Germany, March 10-14, 2008, pp. 1256-1261
Paper    Slides

H. Paradeh-Afshar, P. Brisk, and P. Ienne
Efficient Synthesis of Compressor Trees on FPGAs
13th Asia and South Pacific Design Automation Conference (ASPDAC)
Seoul, Korea, January 21-24, 2008, pp. 138-143
Paper    Slides


More Information

General Campus Information

University of California, Riverside
900 University Ave.
Riverside, CA 92521
Tel: (951) 827-1012

Career OpportunitiesUCR Libraries
Campus StatusDirections to UCR

College Information

Bourns College of Engineering
Bourns Hall

Tel: (951) 827-5190
Fax: (951) 827-3188
E-mail: systems@cs.ucr.edu

Related Links

Footer