Philip Brisk: Video Processing

Top of Europe, Jungfraujoch, Switzerland                             Top of Europe, Jungfraujoch, Switzerland

Video Processing

J. Boutellier, A. Cevrero, P. Brisk, and P. Ienne
Architectural Support for the Orchestration of Fine-Grained Multiprocessing for Portable Streaming Applications
IEEE Workshop on Signal Processing Systems (SiPS)
Tampere, Finland, October 7-9, 2009, pp. 115-120
Paper    Slides

H. Parandeh-Afshar, P. Brisk, and P. Ienne
Scalable and Low Cost Design Approach for Variable Block Size Motion Estimation (VBSME)
International Symposium on VLSI Design Automation and Test (VLSI-DAT)
Hsinchu, Taiwan, April 28-30, 2009, pp. 271-274
Paper    Slides

J. Boutellier, P. Brisk, and P. Ienne
Insights to Variable Block Size Motion Estimation by Design Space Exploration
Poster / Full Paper

Conference on Design and Architectures for Signal and Image Processing (DASIP)
Brussels, Belgium, November 24-26, 2008, pp. 307-313
Paper    Poster

J. Boutellier, V. Sadhanala, C. Lucarz, P. Brisk, and M. Mattavelli
Scheduling of Dataflow Models within the Reconfigurable Video Coding Framework
Poster / Full Paper

IEEE Workshop on Signal Processing Systems (SiPS)
Washington D. C., USA, October 8-10, 2008, pp. 182-187
Paper    Poster

More Information

General Campus Information

University of California, Riverside
900 University Ave.
Riverside, CA 92521
Tel: (951) 827-1012

Career OpportunitiesUCR Libraries
Campus StatusDirections to UCR

College Information

Bourns College of Engineering
Bourns Hall

Tel: (951) 827-5190
Fax: (951) 827-3188
E-mail: systems@cs.ucr.edu

Related Links