UCR



Philip Brisk: 2017 Publications


Montreux, January 2017                             EPFL, January 2017

2017

K. O'Neal, P. Brisk, Z. Waters, A. Abousamra and E. Shriver
GPU Performance estimation Using software Rasterization and Machine Learning 
International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS)
Seoul, Korea, October 15-20, 2017
Accepted for publication; to appear in an upcoming issue of the ACM Transactions on Embedded Computing Systems (TECS)

B. Crites, K. Kong, and P. Brisk
Diagonal Component Expansion for Flow-layer Placement of Flow-based Microfluidic Biochips
International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) 
Seoul, Korea, October 15-20, 2017
Accepted for publication; to appear in an upcoming issue of the ACM Transactions on Embedded Computing Systems (TECS)

L. Josipovic, P. Brisk, and P. Ienne
An Out-of-Order Load-Store Queue for Spatial Computing
International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)
Seoul, Korea, October 15-20, 2017
Accepted for publication; to appear in an upcoming issue of the ACM Transactions on Embedded Computing Systems (TECS)

W. Minhass, J. McDaniel, M. Raagaard, P. Brisk, P. Pop, and J. Madsen
Scheduling and Fluid Routing for Flow-based Microfluidic Laboratories-on-a-Chip
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
Accepted for publication; to appear

K. O'Neal, D. Grissom, and P. Brisk
Resource-Constrained Scheduling for Digital Microfluidic Biochips
ACM Journal of Emerging Technology in Computing Systems (JETC)
Accepted for publication; to appear

L. Josipovic, P. Brisk, and P. Ienne
From C to Elastic Circuits
Invited Paper 
51st Asilomar Conference on Signals, Systems and Computers
Pacific Grove, CA, October 29 - November 1, 2017
Accepted for publication; to appear

S. Boroumand, H. P. Afshar, P. Brisk and S. Mohammadi
CAL: Exploring Cost, Accuracy, and Latency in Approximate and Speculative Adder Design
30th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Cambridge, UK, October 23-25, 2017
Accepted for publication; to appear

J. Wang, V. G. J. Rogers, P. Brisk, and W. H. Grover
MOPSA: A Microfluidics-optimized Particle Simulation Algorithm
Biomicrofluidics (BMF)
11(3):034121 (2017)
Paper

K. O'Neal, P. Brisk, E. Shriver, and M. Kishinevsky
HALWPE Hardware-Assisted Light Weight Performance Estimation for GPUs
Best Paper Nominee

54th Design Automation Conference (DAC)
Austin, TX, USA, June 18-22, 2017
Paper    Slides    Poster

A. Becker, W. Hu, Y. Tai, P. Brisk, R. Kastner, and P. Ienne
Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking
54th Design Automation Conference (DAC)
Austin, TX, USA, June 18-22, 2017
Paper    Slides    Poster

B. Crites, K. Kong, and P. Brisk
Diagonal Component Expansion for Flow-layer Placement of Flow-based Microfluidic Biochips
Poster / No Publication
54th Design Automation Conference (DAC), Work in Progress (WIP) Session
Austin, TX, USA, June 18-22, 2017
Poster

J. Potter, W. Grover, and P. Brisk 
Design Automation for Paper Microfluidics with Passive Flow Substrates

Great Lakes Symposium on VLSI (GLSVLSI)
Banff, Alberta, Canada, May 10-12, 2017, pp. 215-220
Paper   Slides

B. Crites, K. Kong, and P. Brisk 
Reducing Microfluidic Very Large Scale Integration (mVLSI) Chip Area by Seam Carving
Poster / Short Paper
Great Lakes Symposium on VLSI (GLSVLSI)
Banff, Alberta, Canada, May 10-12, 2017, pp. 459-462
Paper   Poster

J. McDaniel, W. Grover, and P. Brisk
The Case for Semi-automated Design of Microfluidic Very Large Scale Integration (mVLSI) Chips

Design Automation and Test in Europe (DATE)
Lausanne, Switzerland, March 27-31, 2017, pp. 1793-1798
Paper    Slides

S. Windh, C. Phung, D. Grissom, P. Pop, and P. Brisk
Performance Improvements and Congestion Reduction for Routing-based Synthesis for Digital Microfluidic Biochips
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
36(1):41-54, January, 2017
Paper

J. McDaniel, Z. Zimmerman, D. Grissom, and P. Brisk

PCB Escape Routing and Layer Minimization for Digital Microfluidic Biochips
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
36(1):69-82, January, 2017
Paper

More Information

General Campus Information

University of California, Riverside
900 University Ave.
Riverside, CA 92521
Tel: (951) 827-1012

Career OpportunitiesUCR Libraries
Campus StatusDirections to UCR

College Information

Bourns College of Engineering
Bourns Hall

Tel: (951) 827-5190
Fax: (951) 827-3188
E-mail: systems@cs.ucr.edu

Related Links

Footer